


FINAL PROJECT

FINAL PROJECT

THE PROBLEM


A two-dimensional video image is transferred between processing modules by passing one pixel at a time qualified by horizontal and vertical blank pulses.



FINAL PROJECT

THE PROBLEM (CONTINUED)

The task is to write a VHDL module that accepts the incoming video stream, stores it in a RAM, calculates a histogram from the input data, and locates the 50th percentile of the histogram. A functional block diagram and processing timeline are as follows:



FINAL PROJECT



WHAT WE NEED TO DO....

Implement the following functions

- Input Decoder / Video RAM Controller
 - Accepts video stream, horizontal and vertical blanks, and generates RAM address, data, write enable, and chip select (data strobe) signals to store the incoming video into a RAM
- Histogram Calculation / Histogram RAM controller
 - At the beginning of the video stream, clears the histogram accumulation RAM
 - After the video stream has been stored in the video RAM, generates RAM address, data, write enable, and chip select (data strobe) signals to read the video into a RAM
- Readout Controller / Percentile Determination
 - Sequences out the histogram data, calculates the 50-percentile point, and presents the percentile point to output
 - 50-percentile point is defined as the point (value) in the histogram at which 50% or more of the pixel intensities fall at or below it

FINAL PROJECT

ILLUSTRATION



FINAL PROJECT

INTERFACE SPECIFICATIONS

- ↪ All external interfaces shall be *std_logic* or *std_logic_vector*
- ↪ The Module shall contain an external active-low reset (***resetLowIn***), and two external clocks, 10 MHz and 20MHz (***clkIn*** and ***clk2xIn*** respectively)
- ↪ The Module shall contain a CPU programming interface consisting of:
 - a 24-bit address bus (***cpuAddrIn***)
 - a bidirectional 16-bit data bus (***cpuDataBi***)
 - a 1-bit active-low Write Enable (***cpuWriteEnLowIn***)
 - a 1-bit active-low Data Strobe (***cpuDataStrobeLowIn***)
- ↪ The Module shall contain a Video RAM interface consisting of:
 - an 8-bit address bus (***vidAddrOut***)
 - an 8-bit bidirectional data bus (***vidDataBi***)
 - a 1-bit active-low Write Enable (***vidWriteEnLowOut***)
 - a 1-bit active-low Chip Select (***vidChipSelLowOut***)

FINAL PROJECT

INTERFACE SPECIFICATIONS - CONTINUED

- ◇ The Module shall contain a Histogram RAM interface consisting of:
 - an 8-bit address bus (***histAddrOut***)
 - an 8-bit bidirectional data bus (***histDataBi***)
 - a 1-bit active-low Write Enable (***histWriteEnLowOut***)
 - a 1-bit active-low Chip Select (***histChipSelLowOut***)
- ◇ The Module shall contain an 8-bit data output (***statDataOut***) and a data valid gate (***statDataValidOut***) which shall be asserted during the output sequencing
- ◇ The Module shall accept 8-bit video data (***pixelDataIn***), an active-high horizontal blank (***horizBlankIn***), and an active-high vertical blank (***vertBlankIn***)

596B Students only:

- ◇ The Module shall contain an active-low End-Of-Frame interrupt to the CPU (***eofIntLowOut***)

FINAL PROJECT

FUNCTIONAL SPECIFICATIONS : ALL STUDENTS

- ↯ Input image size shall be a maximum of 16 x 16 pixels
- ↯ The Module shall contain a CPU programmable threshold value.
- ↯ Every incoming pixel whose value exceeds the threshold value shall be replaced by the threshold value in the histogram determination.
- ↯ The Histogram RAM shall be cleared at the beginning of each video frame, prior to accumulation of the histogram.

FINAL PROJECT



ADDITIONAL SPECIFICATIONS : 596 STUDENTS ONLY

- ↯ The Module shall contain a CPU programmable Pause flag
- ↯ Module function shall be suspended during each video frame in which the Pause flag is set at the beginning of the frame
- ↯ Assertion of the Pause flag shall not interrupt processing of the current video frame
- ↯ The Video RAM and the Histogram shall be accessible for Read and Write to the CPU during any frame in which the Pause flag is set

- ↯ The Module shall supply an End-Of-Frame interrupt to the CPU
- ↯ The interrupt shall be asserted when the last statistics value has been read out and shall remain asserted until an Interrupt Acknowledge is received. An Interrupt Acknowledge shall consist of a Write of 0 to the Interrupt Acknowledge address, followed by a Write of 1 to the same address

FINAL PROJECT

SAMPLE TIMING



FINAL PROJECT

CPU MEMORY MAP

ADDRESS	MEMORY FUNCTION
00,0000 - 7F,FFFFh	<i>reserved for internal CPU use</i>
80,0000h	VIDEO THRESHOLD REGISTER
80,0001h	PAUSE FLAG
80,0002h	END-OF-FRAME INTERRUPT ACKNOWLEDGE REGISTER
80,0003 - 9F,FFFFh	<i>reserved</i>
A0,0000 - A0,00FFh	VIDEO RAM
A0,0100 - BF,FFFFh	<i>reserved</i>
C0,0000 - C0,00FFh	HISTOGRAM RAM
C0,0100 - FF,FFFFh	<i>reserved</i>